Fundamentally Understanding DRAM Reliability & Enabling Fast and Secure Memory



Abdullah Giray Yaglikci

agyaglikci@gmail.com

https://agyaglikci.github.io

9 April 2024

agyaglikci.github.io

Microsoft Swiss Joint Research Center



<u>safari.ethz.ch</u>





Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Lack of Memory Isolation



An access to one memory address should not have **unintended side effects** on data stored in **other addresses**

Memory isolation is **difficult in modern memory chips**



DRAM Read Disturbance



Reading from a memory location **disturbs** data in **physically nearby** locations

The RowHammer Vulnerability [Kim+, ISCA'14]



Repeatedly **opening** (activating) and **closing** (precharging) a DRAM row causes **RowHammer bitflips** in nearby cells and breaks **memory isolation**

Motivation



DRAM chips are **increasingly more vulnerable** to **read disturbance** with **technology scaling**

Motivation





An attacker can keep **low profile** (e.g., uses 0.16% of activation budget) and **induce bitflips**



Preventing bitflips requires tracking many rows and performing many refreshes

to read disturbance with technology scaling

Read Disturbance is an Outstanding Problem

Increasing DRAM chip density exacerbates DRAM read disturbance

Attackers can keep **low profile** (using <0.16% of the row activation budget)

Efficient and scalable solutions are needed

A deeper understanding of DRAM read disturbance is the key to enable efficient and scalable solutions

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

DRAM Testing Infrastructure: DRAM Bender

DRAM Bender on a Xilinx Virtex UltraScale+ XCU200



Fine-grained control over DRAM commands, timing parameters (±1.5ns), temperature (±0.5°C), and wordline voltage (±1mV)

FARI *Olgun et al., <u>"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,"</u> in TCAD, 2023. [GitHub: <u>https://github.com/CMU-SAFARI/DRAM-Bender]</u>

11

DRAM Bender

 Ataberk Olgun, Hasan Hassan, A Giray Yağlıkçı, Yahya Can Tuğrul, Lois Orosa, Haocong Luo, Minesh Patel, Oğuz Ergin, and Onur Mutlu,
<u>"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test</u> <u>State-of-the-art DRAM Chips"</u>
<u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> (TCAD), 2023.
[<u>Extended arXiv version</u>]
[<u>DRAM Bender Source Code</u>]
[DRAM Bender Tutorial Video (43 minutes)]

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Ataberk Olgun§Hasan Hassan§A. Giray Yağlıkçı§Yahya Can Tuğrul§†Lois Orosa§⊙Haocong Luo§Minesh Patel§Oğuz Ergin†Onur Mutlu§§ETH Zürich†TOBB ETÜ⊙Galician Supercomputing Center

SAFARI https://github.com/CMU-SAFARI/DRAM-Bender

DRAM Bender: Prototypes

Testing Infrastructure	Protocol Support	FPGA Support
SoftMC [134]	DDR3	One Prototype
LiteX RowHammer Tester (LRT) [17]	DDR3/4, LPDDR4	Two Prototypes
DRAM Bender (this work)	DDR3/DDR4/HBM2	Five Prototypes

Five out of the box FPGA-based prototypes









https://github.com/CMU-SAFARI/DRAM-Bender

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Temperature

Memory Access Patterns

Voltage

RowHammer in HBM2

Spatial Variation across DRAM Rows

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

A Deeper Look into RowHammer

 Lois Orosa*, Abdullah Giray Yağlıkçı*, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, and Onur Mutlu, <u>"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis</u> of Real DRAM Chips and Implications on Future Attacks and Defenses" *Proceedings of the 54th International Symposium on Microarchitecture* (*MICRO*), Virtual, October 2021.
[Slides (pptx) (pdf)] [Talk Video (21 minutes)]
[Short Talk Slides (pptx) (pdf)]
[Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video (1.5 minutes)]
[arXiv version]

A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses

Lois Orosa^{*} A. Giray Yağlıkçı* Haocong Luo Ataberk Olgun ETH Zürich ETH Zürich ETH Zürich, TOBB ETÜ ETH Zürich Minesh Patel Hasan Hassan Jeremie S. Kim Onur Mutlu ETH Zürich ETH Zürich ETH Zürich **ETH** Zürich

Jisung Park

ETH Zürich

Temperature



DRAM read disturbance is more effective **within a bounded temperature range**

Vulnerable temperature range varies across cells

A DRAM cell should be tested at **each possible** operating temperature

Trap-Assisted Charge Leakage Model [Yang+, EDL 2019]

- Hammering a wordline pulls and pushes electrons
- Electrons get trapped and exacerbate charge leakage, leading to cause bitflips
- With increasing temperature, it becomes less likely for an electron to get trapped **SAFARI**

SpyHammer: Using RowHammer to Remotely Spy on Temperature

Lois Orosa^{1,2}Ulrich Rührmair^{3,4}A. Giray Yağlıkçı¹Haocong Luo¹Ataberk Olgun¹Patrick Jattke¹Minesh Patel¹Jeremie Kim¹Kaveh Razavi¹Onur Mutlu¹¹ETH Zürich²Galicia Supercomputing Center (CESGA)³LMU München⁴University of Connecticut

https://arxiv.org/pdf/2210.04084.pdf



Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Temperature

Memory Access Patterns

Voltage

RowHammer in HBM2

Spatial Variation across DRAM Rows

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Key Findings: Memory Access Patterns

Read disturbance is **more effective** if the **activated aggressor row** stays **active longer**



Fewer reads cause a **more significant** read disturbance when the activated aggressor row stays **active longer**

Existing mitigations are **ineffective** without this insight

RowPress [Luo+, ISCA 2023]

 Haocong Luo, Ataberk Olgun, Giray Yaglikci, Yahya Can Tugrul, Steve Rhyner, M. Banu Cavlak, Joel Lindegger, Mohammad Sadrosadati, and Onur Mutlu, <u>"RowPress: Amplifying Read Disturbance in Modern DRAM Chips"</u> *Proceedings of the <u>50th International Symposium on Computer Architecture</u> (ISCA), Orlando, FL, USA, June 2023.
[Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video (3 min)] [RowPress Source Code and Datasets (Officially Artifact Evaluated with All Badges)] Best artifact award at ISCA 2023.*



RowPress: Amplifying Read-Disturbance in Modern DRAM Chips

Haocong Luo Ataberk Olgun A. Giray Yağlıkçı Yahya Can Tuğrul Steve Rhyner Meryem Banu Cavlak Joël Lindegger Mohammad Sadrosadati Onur Mutlu *ETH Zürich*



RowPress vs. RowHammer

Instead of using a high activation count, increase the time that the aggressor row stays open



Defenses should perform preventive actions (e.g., refresh) at **much lower activation counts**

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Temperature

Memory Access Patterns

Voltage

RowHammer in HBM2

Spatial Variation across DRAM Rows

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

RowHammer Under Reduced Voltage

 A. Giray Yağlıkçı, Haocong Luo, Geraldo F. de Oliviera, Ataberk Olgun, Minesh Patel, Jisung Park, Hasan Hassan, Jeremie S. Kim, Lois Orosa, and <u>Onur Mutlu</u>, "Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices" Proceedings of the <u>52nd Annual IEEE/IFIP International Conference on</u> <u>Dependable Systems and Networks</u> (DSN), Baltimore, MD, USA, June 2022.
[Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [arXiv version] [Talk Video (34 minutes, including Q&A)] [Lightning Talk Video (2 minutes)]

Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices

A. Giray Yağlıkçı¹ Haocong Luo¹ Geraldo F. de Oliviera¹ Ataberk Olgun¹ Minesh Patel¹ Jisung Park¹ Hasan Hassan¹ Jeremie S. Kim¹ Lois Orosa^{1,2} Onur Mutlu¹ ¹ETH Zürich ²Galicia Supercomputing Center (CESGA)

A Closer Look into RowHammer



Effects of Reducing Wordline Voltage



Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Temperature

Memory Access Patterns

Voltage

RowHammer in HBM2

Spatial Variation across DRAM Rows

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

RowHammer in HBM2

- First detailed experimental RowHammer characterization in a modern HBM2 DRAM chip
- Different channels in 3D-stacked HBM chips exhibit different RowHammer vulnerability
- DRAM rows near the end of a DRAM bank are more RowHammer resilient
- A modern HBM chip implements undisclosed on-DRAM-die RowHammer mitigation (e.g., similar to DDR4 chips)

Ataberk Olgun, Majd Osserian, A. Giray Yağlıkçı, Yahya Can Tugrul, Haocong Luo, Steve Rhyner, Behzad Salami, Juan Gomez-Luna, and <u>Onur Mutlu</u>, <u>"An Experimental Analysis of</u> <u>RowHammer in HBM2 DRAM Chips"</u> in *Proceedings of the <u>53nd Annual IEEE/IFIP</u>* <u>International Conference on Dependable Systems and Networks</u> Disrupt Track (**DSN Disrupt**), Porto, Portugal, June 2023. [Slides (pptx) (pdf)] [Talk Video (24 minutes, including Q&A)]

An Experimental Analysis of RowHammer in HBM2 DRAM Chips

Ataberk Olgun¹ Majd Osseiran^{1,2} A. Giray Yağlıkçı¹ Yahya Can Tuğrul¹ Haocong Luo¹ Steve Rhyner¹ Behzad Salami¹ Juan Gomez Luna¹ Onur Mutlu¹ ¹SAFARI Research Group, ETH Zürich ²American University of Beirut



Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Temperature

Memory Access Patterns

Voltage

RowHammer in HBM2

Spatial Variation across DRAM Rows

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Spatial Variation-Aware Read Disturbance Defenses

 A. Giray Yağlıkçı, Geraldo F. de Oliviera, Yahya Can Tuğrul, İsmail Emir Yüksel, Ataberk Olgun, Haocong Luo, and <u>Onur Mutlu</u>, <u>"Spatial Variation-Aware Read Disturbance Defenses: Experimental</u> <u>Analysis of Real DRAM Chips and Implications on Future Solutions,"</u> *Proceedings of the <u>30th Edition of The International Symposium on High-</u> <u>Performance Computer Architecture (HPCA),</u> Edinburgh, Scotland, UK, March 2024.*

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions

Abdullah Giray Yağlıkçı Geraldo F. Oliveira Yahya Can Tuğrul İsmail Emir Yüksel Ataberk Olgun Haocong Luo Onur Mutlu ETH Zürich



Spatial Variation in the Minimum Hammer Count to Induce the First Bitflip across DRAM Rows



significantly varies across rows in a DRAM bank

Not all rows need the same level of protection

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

- Lack of Memory Isolation
- Infrastructure
- Understanding Read Disturbance on Real DRAM Chips
- Efficient and Scalable DRAM Read Disturbance Solutions
 - Spatial Variation-Aware Read Disturbance Defenses
 - All-Bank Activation Counters for Scalable Mitigations
 - **Count-Min-Sketch-Based Row Tracking**
 - Hidden Row Activation for Reducing Refresh Latency
- Data Movement Bottleneck
- Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips
- **Current and Future Challenges**

Svärd: Spatial Variation-Aware Read Disturbance Defenses

 A. Giray Yağlıkçı, Geraldo F. de Oliviera, Yahya Can Tuğrul, İsmail Emir Yüksel, Ataberk Olgun, Haocong Luo, and <u>Onur Mutlu</u>, <u>"Spatial Variation-Aware Read Disturbance Defenses: Experimental</u> <u>Analysis of Real DRAM Chips and Implications on Future Solutions,"</u> *Proceedings of the <u>30th Edition of The International Symposium on High-</u> <u>Performance Computer Architecture (HPCA),</u> Edinburgh, Scotland, UK, March 2024.*

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions

Abdullah Giray Yağlıkçı Geraldo F. Oliveira Yahya Can Tuğrul İsmail Emir Yüksel Ataberk Olgun Haocong Luo Onur Mutlu ETH Zürich



<u>Goal</u>:

Reduce the performance overhead of existing read disturbance solutions

Key Idea:

To leverage the **spatial variation of DRAM read disturbance across DRAM rows**

Svärd: Spatial Variation-Aware Read Disturbance Defenses

- Dynamically tunes a solution's aggressiveness (e.g., perform more/less refresh) to the victim row's vulnerability to DRAM read disturbance
- Implemented either in **the memory controller** or in **the DRAM chip**

Evaluation:

- Showcase on five state-of-the-art read disturbance defenses
- **Reduces** existing read disturbance solutions' **performance overheads**
- **Significantly improves** system performance (e.g., >4.8x)

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Spatial Variation-Aware Read Disturbance Defenses

All-Bank Activation Counters for Scalable Mitigations

Count-Min-Sketch-Based Row Tracking

Hidden Row Activation for Reducing Refresh Latency

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

ABACuS: All-Bank Activation Counters

 Ataberk Olgun, Yahya Can Tugrul, Nisa Bostanci, Ismail Emir Yuksel, Haocong Luo, Steve Rhyner, Abdullah Giray Yaglikci, Geraldo F. Oliveira, and <u>Onur Mutlu</u>, <u>"ABACuS: All-Bank Activation Counters for Scalable and Low Overhead</u> <u>RowHammer Mitigation"</u> *To appear in Proceedings of the <u>33rd USENIX Security Symposium</u> (USENIX Security)*, Philadelphia, PA, USA, August 2024. [arXiv version]

[ABACuS Source Code]

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation

Ataberk Olgun Yahya Can Tugrul Nisa Bostanci Ismail Emir Yuksel Haocong Luo Steve Rhyner Abdullah Giray Yaglikci Geraldo F. Oliveira Onur Mutlu

ETH Zurich


ABACuS: All-Bank Activation Counters

Goal: Prevent RowHammer bitflips at low performance, energy, and area cost

Key Observation: Workloads tend to access the same row in all DRAM banks at around the same time

Key Idea: Use one hardware counter to keep track of activation counts of the same row across all banks

• Make high-performance, area-hungry counter-based mechanisms practical

Key Results:

Faster than the lowest-area-cost counter-based defense mechanism Smaller than the lowest-performance-overhead counter-based defense mechanism

0.59% avg. performance overhead (single-core) at a RowHammer threshold (1K)

- Only 9.79 KiB on-chip storage per DRAM rank (0.02% of a Xeon processor)
- 1.52% avg. performance overhead (single-core) at an ultra-low threshold (125)
- 75.70 KiB on-chip storage per DRAM rank (0.11% of the Xeon processor)

https://github.com/CMU-SAFARI/ABACuS

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Spatial Variation-Aware Read Disturbance Defenses

All-Bank Activation Counters for Scalable Mitigations

Count-Min-Sketch-Based Row Tracking

Hidden Row Activation for Reducing Refresh Latency

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

CoMeT: Count-Min-Sketch-based Row Tracking

 Nisa Bostanci, Ismail Emir Yuksel, Ataberk Olgun, Konstantinos Kanellopoulos, Yahya Can Tugrul, A. Giray Yaglikci, Mohammad Sadrosadati, Onur Mutlu "CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost,"

in Proceedings the <u>30th International Symposium on High-Performance Computer</u> <u>Architecture</u> (HPCA), Edinburgh, March 2024. [arXiv version]

[CoMeT Source Code]



CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost

F. Nisa Bostancı Yahya Can Tuğrul İsmail Emir Yüksel A. Giray Yağlıkçı Ataberk OlgunKonstantinos KanellopoulosMohammad SadrosadatiOnur Mutlu

ETH Zürich

Goal: Prevent RowHammer bitflips with low area, performance, and energy overheads in highly RowHammer-vulnerable DRAM-based systems

Key Idea: Use low-cost and scalable hash-based counters to accurately track DRAM rows

CoMeT:

- tracks most DRAM rows with scalable hash-based counters by employing the Count-Min-Sketch technique to achieve a low area cost
- tracks only a small set of DRAM rows that are activated many times with highly accurate per-DRAM-row activation counters to reduce performance penalties

Evaluation: CoMeT achieves a good trade-off between area, performance and energy costs

- incurs significantly less area overhead (74.2×) compared to the state-of-the-art technique
- outperforms the state-of-the-art technique (by up to 39.1%)

https://github.com/CMU-SAFARI/CoMeT

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Spatial Variation-Aware Read Disturbance Defenses

All-Bank Activation Counters for Scalable Mitigations

Count-Min-Sketch-Based Row Tracking

Hidden Row Activation for Reducing Refresh Latency

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

HiRA: Hidden Row Activation

 Abdullah Giray Yağlıkçı, Ataberk Olgun, Minesh Patel, Haocong Luo, Hasan Hassan, Lois Orosa, Oguz Ergin, and <u>Onur Mutlu</u>, <u>"HiRA: Hidden Row Activation for Reducing Refresh Latency</u> of Off-the-Shelf DRAM Chips," in *MICRO* 2022.
 [Slides (pptx) (pdf)]
 [Longer Lecture Slides (pptx) (pdf)]
 [Lecture Video (36 minutes)]
 [arXiv version]

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

A. Giray Yağlıkçı¹ Ataberk Olgun¹ Minesh Patel¹ Haocong Luo¹ Hasan Hassan¹ Lois Orosa^{1,3} Oğuz Ergin² Onur Mutlu¹ ¹ETH Zürich ²TOBB University of Economics and Technology ³Galicia Supercomputing Center (CESGA)

HiRA: Hidden Row Activation

- **Problem:** DRAM Refresh
 - is a **fundamental operation** to avoid bit flips due to **leakage** and **RowHammer**
 - incurs **increasingly large performance overhead** with DRAM chip **density scaling**
- **Goal**: Reduce the **performance overhead** of DRAM Refresh
- **Key Idea: Hide refresh latency** by **refreshing** a DRAM row *concurrently with* **activating** another row in a **different subarray** of the **same bank**
- **<u>HiRA</u>**: Hidden Row Activation a new DRAM operation that
 - Issues **DRAM commands** in **quick succession** to concurrently open two rows in **different subarrays**
 - Works on **real off-the-shelf DRAM chips** by violating timing constraints
 - **Significantly reduces** (51.4%) the time spent for refresh operations
- **<u>HiRA-MC</u>**: HiRA Memory Controller a new mechanism
 - Leverages HiRA to perform refresh requests concurrently with DRAM accesses and other refresh requests
 - Significantly improves system performance by hiding refresh latency for both regular periodic and RowHammer-preventive refreshes

More Details and Discussion on YouTube

SAFARI Live Seminars in Computer Architecture

A Deeper Look into RowHammer's Characteristics in Real Modern DRAM Chips





SPEAKER Abdullah Giray Yağlıkçı SAFARI Research Group, ETH Zurich

JAN 17, 2024 5:00PM CET

SAFARI Live Seminars in Computer Architecture

Efficiently and Scalably Mitigating RowHammer in Modern and Future DRAM-Based Memory Systems



SAFA



SPEAKER Abdullah Giray Yağlıkçı SAFARI Research Group, ETH Zurich

– JAN 22. 2024 5:00PM CET



https://www.youtube.com/live/CRtm1 es4n3o?si=8N5zB6e_RUc5Ejl8



https://www.youtube.com/live/YQwRY WpCsk0?si=jXPueMHb5wgs69-q

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Data Movement Bottleneck

• Data movement is a major bottleneck

More than 60% of the total system energy is spent on data movement¹



Bandwidth-limited and power-hungry memory channel

50

A Magnoumand et al., "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks," ASPLOS, 2018

Processing-in-Memory (PIM)

- **Processing-in-Memory:** moves computation closer to where the data resides
 - Reduces/eliminates the need to move data between processor and DRAM





Processing-using-Memory (PuM)

- PuM: Exploits analog operation principles of the memory circuitry to perform computation
 - Leverages the large internal bandwidth and parallelism available inside the memory arrays
- A common approach for PuM architectures is to perform bulk bitwise operations
 - Simple logical operations (e.g., AND, OR, XOR)
 - More complex operations (e.g., addition, multiplication)



Limitations of Processing using Memory (PuM)

Existing PuM mechanisms are not widely applicable

Support only a limited set of operations

Require significant changes to the DRAM subarray

Goal:

Functionally-complete and reliable PuM on off-the-shelf DRAM chips



Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Functionally-Complete Boolean Logic in Real DRAM Chips

Simultaneous Many-Row Activation in Off-the-ShelfDRAM Chips

Current and Future Challenges

Functionally-Complete Boolean Logic in Real DRAM Chips

- Ismail Emir Yuksel, Yahya Can Tugrul, Ataberk Olgun, Nisa Bostanci, A. Giray Yaglikci, Geraldo F. Oliveira, Haocong Luo, Juan Gomez Luna, Mohammad Sadrosadati, and Onur Mutlu,
 - **"Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis"**

Proceedings of the <u>30th International Symposium on High-Performance Computer Architecture</u> (HPCA), Edinburgh, March 2024. [arXiv version]

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis

İsmail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

ETH Zürich

https://arxiv.org/pdf/2402.18736.pdf



Functionally-Complete Boolean Logic in Real DRAM Chips

- <u>Motivation</u>: Processing-using-DRAM can alleviate the performance and energy bottlenecks caused by data movement
 - Prior works show that existing DRAM chips can perform three-input majority and two-input AND and OR operations
- Problem: Proof-of-concept demonstrations on commercial off-the-shelf (COTS) DRAM chips do not provide
 - functionally-complete operations (e.g., NAND or NOR)
 - NOT operation
 - AND and OR operations with more than two inputs
- Experimental Study: 256 DDR4 chips from two major manufacturers
- <u>Key Results</u>:
 - COTS DRAM chips can perform NOT and

{2, 4, 8, 16}-input AND, NAND, OR, and NOR operations
with very high (>94%) success rate

 Data pattern and temperature only slightly affect the reliability of these operations (<1.98% decrease in success rate)

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Functionally-Complete Boolean Logic in Real DRAM Chips

Simultaneous Many-Row Activation in Off-the-ShelfDRAM Chips

Current and Future Challenges



Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips

 Ismail Emir Yuksel, Yahya Can Tugrul, F. Nisa Bostanci, Abdullah Giray Yaglikci, Ataberk Olgun, Geraldo F. Oliveira, Melina Soysal, Haocong Luo, Juan Gomez Luna, Mohammad Sadrosadati, Onur Mutlu, "PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips" in Proceedings of the 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), Brisbane, Australia, June 24-27, 2024 [arXiv version]

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips

Ismail Emir Yuksel Yahya Can Tugrul F. Nisa Bostanci Abdullah Giray Yaglikci Ataberk Olgun Geraldo F. Oliveira Melina Soysal Haocong Luo Juan Gomez Luna Mohammad Sadrosadati Onur Mutlu

ETH Zurich



Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips

- **<u>Goal</u>**: Improve PuD **reliability** and **performance**
- <u>Research questions</u>:
 - Can off-the-shelf DRAM chips reliably activate many rows?
 - What other PuD operations can be realized?
- Experimental Study: Extensive characterization on 120 DDR4 chips under varying timing delays, data patterns, temperature, and voltages
- **<u>Key Results</u>**: Off-the-shelf DRAM chips can
 - Activate up to 32 DRAM rows
 - Execute MAJ5, MAJ7, and MAJ9 operations
 - Enables writing data into DRAM rows in bulk

Significantly improves **PuD reliability** by **replicating input** across many rows

Provides the user with MAJ5, MAJ7, and MAJ9 operations for better performance

Thanks for your support



TCAD'23

RowPress: Amplifying Read-Disturbance in Modern DRAM Chips A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses

MICRO'21

ISCA'23

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM

An Experimental Study Using Real DRAM Devices

Understanding RowHammer Under Reduced Wordline Voltage:

MICRO'22

DSN'22

Functionally-Complete Boolean Logic in Real DRAM Chi Spatial Variation-Aware Read Disturbance Defenses: Experimental Characterization and Analysis Experimental Analysis of Real DRAM Chips

HPCA'24

and Implications on Future Solutions

HPCA'24

CoMeT: Count-Min-Sketch-based Row Tracking

to Mitigate RowHammer at Low Cost

HPCA'24

SAFAR

PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips

An Experimental Analysis of RowHammer in HBM2 DRAM Chips

DSN Disrupť23 DSN'24

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation

USENIX Security'24

DSN'24

Thanks for your support

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Thanks for your support!

MICRO'22

Functionally-Complete Boolean Logic in Real DRAM Chips:

HPCA'24

Mony Dow

There still are outstanding research problems and more things to do

DSN Disrupt'23 DSN'24

Outline

Lack of Memory Isolation

Infrastructure

Understanding Read Disturbance on Real DRAM Chips

Efficient and Scalable DRAM Read Disturbance Solutions

Data Movement Bottleneck

Addressing Data Movement Bottleneck on Off-the-Shelf DRAM Chips

Current and Future Challenges

Current and Future Challenges



While the memory systems

1. **scale-up and are shared** across many users (e.g., disaggregated memory systems)

2. scale-down in manufacturing technology node size

3. support **processing near/using memory**

Future Research for Better Memory Systems

?

Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Fundamentally Understanding DRAM Reliability & Enabling Fast and Secure Memory



Abdullah Giray Yaglikci

agyaglikci@gmail.com

https://agyaglikci.github.io

9 April 2024

agyaglikci.github.io

Microsoft Swiss Joint Research Center



<u>safari.ethz.ch</u>





Fundamentally Understanding DRAM Reliability & Enabling Fast and Secure Memory

Future Research



Abdullah Giray Yaglikci

agyaglikci@gmail.com

https://agyaglikci.github.io

9 April 2024

agyaglikci.github.io

Microsoft Swiss Joint Research Center



SAFARI

ETH zürich

• The effect of **aging** Preliminary data on aging via 68-day of continuous hammering

> Aging can lead to read disturbance bitflips at smaller hammer counts

SA

Minimum hammer count to induce the first bitflip



• The effect of aging Preliminary data on aging via 68-day of continuous hammering

> Aging can lead to read disturbance bitflips at smaller hammer counts



Future work:

rigorous aging characterization and online profiling of read disturbance vulnerability

Minimum hammer count to induce the first bitflip

HC_{first} (before aging)

SAFARI

69

- The effect of **aging**
- Interactions across different error mechanisms
 - RowHammer
- Data retention time errors
- . . .

- RowPress Var
 - Variable retention time

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?
 - Temperature
 - Data pattern
 - Memory access pattern
 - Spatial variation
 - Voltage

What is **the worst-case** considering all **these sensitivities**?

What is **the minimum hammer count** to induce a read disturbance bitflip?

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?

How reliable are our DRAM chips?

How reliable will our DRAM chips be tomorrow?

We **do not** know! This is an **open research problem**

Future Research for Better Memory Systems

?

Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Flexible and Intelligent Chips, Interfaces, Controllers

• In-field patching is necessary



Deployed solutions should be patchable in field

Flexible and Intelligent Chips, Interfaces, Controllers

- In-field patching is necessary
- Interfaces should be **more flexible**



Memory controller decides what should be done when DRAM chip has read disturbance solution inside (tracking+prevention)

- The memory controller should provide the DRAM chip with **necessary time window** to perform **preventive actions (e.g., refreshing rows)**
- The memory controller **does not have** the tracking information
- Communicating is **not straightforward** due to strict communication protocol

A more flexible interface is necessary

Flexible and Intelligent Chips, Interfaces, Controllers

- In-field patching is necessary
- Interfaces should be more flexible
- Memory controllers should be more intelligent in detecting malicious activity
 - DRAM chips become **more and more vulnerable** to RowHammer **and RowPress**
 - Key Insight:
 - A thousand activations are enough to induce bitflips
 - Benign applications perform as many activations
 - **Problem:** DRAM read disturbance solutions are getting **prohibitively expensive**
 - **Research Question:** How to identify malicious threads/processes/users?
 - More **intelligent detection** mechanisms are needed → AI can play an important role
 - The **memory controller** observes all memory accesses \rightarrow has the ground truth data

More intelligent memory controllers can help
Future Research for Better Memory Systems

?

Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Cross-Layer Communication



Cross-Layer Communication



Future Research for Better Memory Systems

?

Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Fundamentally Understanding DRAM Reliability & Enabling Fast and Secure Memory

Backup Slides



Abdullah Giray Yaglikci

agyaglikci@gmail.com

https://agyaglikci.github.io

9 April 2024

agyaglikci.github.io

Microsoft Swiss Joint Research Center



SAFARI

ETH zürich

My Dissertation Works



DRAM Testing Methodology

To characterize our DRAM chips at **worst-case** conditions:

- 1. Prevent sources of interference during core test loop
 - No DRAM refresh: to avoid refreshing victim row
 - No DRAM calibration events: to minimize variation in test timing
 - No RowHammer mitigation mechanisms: to observe circuit-level effects
 - Test for less than a refresh window (32ms) to avoid retention failures
 - Repeat tests for ten times
- 2. Worst-case access sequence
 - We use **worst-case** access sequence based on prior works' observations
 - For each row, repeatedly access the two physically-adjacent rows as fast as possible

Circuit-Level Justification

Trap-Assisted Charge Leakage Model

- Hammering a wordline **pulls and pushes electrons**
- Electrons get trapped and exacerbate charge leakage, leading to cause bitflips
- With **increasing temperature**, it becomes **less likely for an electron to get trapped**

3D TCAD Evaluation [Yang+, EDL'19]



Fig. 6. Hammering threshold N_{RH} vs. temperature from 250 to 350°K for different traps. Location in row and column refers to matrix in Fig. 2b.

Until a temperature inflection point:

As temperature increases, **fewer activations** can cause bitflips **After the temperature inflection point:**

As temperature increases, **more activations** are needed to cause bitflips

Example Attack Improvement: Bypassing Defenses with Aggressor Row Active Time

Activating aggressor rows as frequently as possible:

Row A is
activeRow B is
activeRow A is
activeRow A is
activeTime

Keeping the aggressor rows **active for a longer time**:

Reduces the minimum activation count to induce a bitflip **by 36%**

Bypasses defenses that do not account for this reduction

Circuit-Level Justification

We hypothesize that our observations are caused by the **non-monotonic behavior of charge trapping** characteristics of DRAM cells

3D TCAD model [Yang+, EDL'19]



Fig. 6. Hammering threshold N_{RH} vs. temperature from 250 to 350°K for different traps. Location in row and column refers to matrix in Fig. 2b.

HC_{first} decreases as temperature increases, until a temperature inflection point where HC_{first} starts to increase as temperature increases

A cell is more vulnerable to RowHammer at temperatures close to its temperature inflection point

Example Attack Improvement: Temperature-Dependent Trigger

 Identify abnormal increase in temperature to attack a data center during its peak hours



Temperature

2. Precisely measure the temperature to trigger an attack exactly at the desired temperature



Temperature

Attack Improvement 1: Making DRAM Cells More Vulnerable

An attacker can **manipulate temperature** to make the cells that store sensitive data **more vulnerable**

DRAM cells are vulnerable in a **bounded temperature range**





How Large is 1000 Activations?

- Bitflips occur at ~1000 activations
- Mitigation mechanisms trigger preventive actions

 (e.g., preventive refresh)
 at ~500 activations
- Is an activation count of 500 common or rare?
- Benign workloads activate hundreds of rows more than 512 times in a refresh window

SAFARI

Memory intensive workloads

from SPEC'06/17, TPC, YCSB, and MediaBench

Benchmark	MPKI	# of Rows w/
		ACT count >512
429.mcf	68.27	2564
470.lbm	28.09	664
519.lbm	24.37	2482
434.zeusmp	22.24	292
510.parest	17.79	94
437.leslie3d	15.82	7
483.xalancbmk	13.67	113
482.sphinx3	12.59	304
505.mcf	11.35	732
471.omnetpp	10.72	122
tpch2	9.09	88
520.omnetpp	9.00	32
tpch17	7.43	26

* Right-most column shows the total number of rows across all banks

How Large is 1000 Activations?

•	Bitflips occur	Memory intensive workloads from SPEC'06/17, TPC, YCSB, and MediaBench		
	at ~1000 activations	Benchmark	MPKI	# of Rows w/
				ACT count >512
•	Mitigation mechanisms trigger	429.mcf	68.27	2564
	preventive actions	470.lbm	28.09	664
<pre>(e.g., preventive refresh) at ~500 activations</pre>	519.lbm	24.37	2482	
	at ~500 activations	434.zeusmp	22.24	292

Benign workloads **might not be so benign** even if they are **not very memory intensive**

SAFARI	* Right-most column shows the total number of rows across all banks		
	tpch17	7.43	26
	520.omnetpp	9.00	32
in a refresh window	tpch2	9.09	88
more than 517 times	F		

Developing

and revisiting memory controller designs enable scientists and engineers to build reliable, secure, and safe DRAM-based systems



My Dissertation Works

• A deeper look into DRAM read disturbance



Compatibility with Commodity DRAM Chips



Existing read disturbance mitigation mechanisms need to know proprietary DRAM-internal row address mapping

BlockHammer – HPCA 2021

A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu, "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" Proceedings of the <u>27th International Symposium on High-Performance Computer Architecture</u> (HPCA), Virtual, February-March 2021. [Slides (pptx) (pdf)] Congratulations to A. Giray Yaglikci & Team! Short Talk Slides (pptx) (pdf) Finalists - 2022 Intel Hardware Security Academic Award for FINALIST Intel Hardware Security Academic Awards "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" SAFARI Short Talk Slides (pptx) (pdf) [Talk Video (22 minutes)] [<u>Short Talk Video</u> (7 minutes)] Intel Hardware Security Academic Awards Short Talk Video (2 minutes)] BlockHammer Source Code Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)

BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı¹ Minesh Patel¹ Jeremie S. Kim¹ Roknoddin Azizi¹ Ataberk Olgun¹ Lois Orosa¹ Hasan Hassan¹ Jisung Park¹ Konstantinos Kanellopoulos¹ Taha Shahroodi¹ Saugata Ghose² Onur Mutlu¹ ¹ETH Zürich ²University of Illinois at Urbana–Champaign

BlockHammer: Throttling Unsafe Accesses



Row Layout

• BlockHammer can *optionally* **inform the system software** about the attack

BlockHammer is compatible with commodity DRAM chips No need for proprietary info of or modifications to DRAM chips

SAFARI

•

RowHammer Mitigation Approaches

Increased refresh rate



Fewer activations can be performed

RowHammer Mitigation across Generations



J. S. Kim, M. Patel, A. G. Yaglikci, H. Hassan, R. Azizi, L. Orosa, and O. Mutlu, <u>"Revisiting RowHammer: An</u> <u>Experimental Analysis of Modern Devices and Mitigation Techniques,"</u> in *ISCA*, 2020.

Fundamentally Understanding DRAM Reliability & Enabling Fast and Secure Memory

Backup Slides



Abdullah Giray Yaglikci

agyaglikci@gmail.com

https://agyaglikci.github.io

9 April 2024

agyaglikci.github.io

Microsoft Swiss Joint Research Center



SAFARI

ETH zürich